A Learning Framework for n-bit Quantized Neural Networks toward FPGAs by Chen, Jun et al.
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS
A Learning Framework for n-bit Quantized
Neural Networks toward FPGAs
Jun Chen, Liang Liu, Yong Liu, Member, IEEE, Xianfang Zeng
Abstract—The quantized neural network (QNN) is an effi-
cient approach for network compression and can be widely
used in the implementation of FPGAs. This paper proposes
a novel learning framework for n-bit QNNs, whose weights
are constrained to the power of two. To solve the gradient
vanishing problem, we propose a reconstructed gradient
function for QNNs in back-propagation algorithm that can
directly get the real gradient rather than estimating an
approximate gradient of the expected loss. We also propose
a novel QNN structure named n-BQ-NN, which uses shift
operation to replace the multiply operation and is more
suitable for the inference on FPGAs. Furthermore, we also
design a shift vector processing element (SVPE) array to
replace all 16-bit multiplications with SHIFT operations in
convolution operation on FPGAs. We also carry out com-
parable experiments to evaluate our framework. The exper-
imental results show that the quantized models of ResNet,
DenseNet and AlexNet through our learning framework
can achieve almost the same accuracies with the original
full-precision models. Moreover, when using our learning
framework to train our n-BQ-NN from scratch, it can achieve
state-of-the-art results compared with typical low-precision
QNNs. Experiments on Xilinx ZCU102 platform show that
our n-BQ-NN with our SVPE can execute 2.9 times faster
than with the vector processing element (VPE) in inference.
As the SHIFT operation in our SVPE array will not consume
Digital Signal Processings (DSPs) resources on FPGAs, the
experiments have shown that the use of SVPE array also
reduces average energy consumption to 68.7% of the VPE
array with 16-bit.
Index Terms—Deep learning, quantized neural network
(QNN), deep compression, FPGA
I. INTRODUCTION
DEEP convolutional neural networks (CNNs) have sub-stantially become the dominant Artificial Intelligence
(AI) approach for a variety of computer vision tasks such
as image classification [1]–[3], face recognition [4], [5], se-
mantic segmentation [6], [7] and object detection [8], [9]. The
significant accuracy improvement of CNNs brings with the
cost of huge computational complexity, resource, and power
consumption as it requires a comprehensive estimation of all
the scopes within the feature maps [10], [11]. For example,
the AlexNet model is over 200 MB, and the VGG-16 model is
over 500 MB [10]. Towards such overwhelming resources and
computation pressure, hardware accelerators such as GPUs,
FPGAs, and ASICs have been applied to accelerate CNNs.
Among these accelerators, FPGAs have emerged as one of the
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popular solutions when considering both the reprogramability
and energy efficiency.
Implementing CNN on FPGAs is not an efficient practice
due to limited resources and bandwidth. Thus QNN is a
good choice for FPGAs implementation, which simultaneously
gives consideration to computational efficiency, resources and
classification accuracy in inference. In general, QNNs can be
achieved in two ways: 1) An estimator is used to estimate
the gradient of the expected loss to solve the problem of
gradient vanishing so that QNNs can be trained from scratch
with the help of this estimator. 2) Fine-tuning on a pretrained
full-precision model obtains QNNs that bypasses the problem
of gradient vanishing. Although the first method estimates a
gradient, which makes it possible to train QNNs from scratch,
the gradient of expected loss obtained by estimators has a
noise source compared to the real gradient that causes a gap on
classification accuracy between the QNNs and full-precision
CNNs. The second method fine-tunes QNNs on a pretrained
full-precision model that solves the problem of classification
accuracy better, but a challenging factor is that the structure
of QNNs is limited by the original structure of the pretrained
CNNs model, and the structure of QNNs cannot be flexibly
adjusted. Due to the constraints of computational resources and
computational efficiency on FPGAs, it is inevitable to adjust
the network structure for the hardware environment. In order
to transform different CNNs into QNNs that can run efficiently
on FPGAs, it is essential for a general learning framework to
solve the above two challenges [12]–[15].
In this paper, we propose a novel learning framework for n-
bit QNNs, whose weights are constrained to the power of two
(±2−0,±2−1, · · · , 0). We introduce a reconstructed gradient
function in back-propagation algorithm that can directly get
the real gradient, rather than the estimated gradient given by
estimators. Thus the QNNs trained by our framework will
be more accurate. At the same time, QNNs after adjusting
the structure can continue to fine-tune with our framework.
The learning framework is applied to train our proposed n-
BQ-NN, which is suitable for efficient implementation on
FPGAs. We also evaluate the effectiveness of our approach on
state-of-the-art networks such as ResNet [16], DenseNet [17]
and AlexNet [1]. The main contributions of this article are
summarized as follows:
1) We propose a novel learning framework for n-bit QNNs.
In this framework, we propose a reconstructed gradient
function in back-propagation algorithm, which can over-
come the gradient vanishing problem during training the
QNNs and can calculate the accurate gradient compared
with the estimators based approaches. We achieve state-
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of-the-art results compared with typically low-precision
QNNs.
2) We propose a highly efficient QNN structure called n-
BQ-NN for FPGAs. Our proposed architecture, which
consists entirely of convolutional layers and implements
a uniform convolution kernel, can maximize the resource
utilization and improve the parallel computational ef-
ficiency on FPGAs while preserving the accuracy of
QNNs.
3) We propose a novel shift vector processing element
(SVPE) array for FPGAs, which replaces the multiplica-
tion with the SHIFT operation when calculating convolu-
tion operation on FPGAs. The computational efficiency
of our SVPE array can achieve a performance of 2.9 times
higher than that of the VPE array in the case of the same
network structure on FPGAs.
The rest of this paper is organized as follows: Section II
summarizes related prior works on QNNs and FPGAs. Our
learning framework is presented in Section III. In Sections IV,
we demonstrate the effectiveness of our learning framework
via comparable experiments. We theoretically analyse and
practically test the computational efficiency of our n-BQ-NN
using our quantization method in Section V. The conclusion
is given in Section VI.
II. RELATED WORK
A. Learning for QNNs
Since the amount of the model capacity is too large, it
is necessary to cut down it to perform CNNs on FPGAs,
which is consistent with the purpose of deep compression. In
general, deep compression can be divided into three categories,
i.e., pruning, Huffman coding, and quantization. The pruning
method will simplify the deep neural network by cutting off
the network connections with small weights on the normal
trained network [18] [19] [20]. The Huffman coding method
is an optimal code used for lossless data compression [21]
which uses entropy to encode source symbols by variable-
length codewords. Han et al. [20] show that 20% - 30% of
the network storage will be saved after Huffman coding the
non-uniformly distributed values. When considering perform
compressed networks on FPGAs, the network after pruning
is an asymmetric structure, which is unsuitable for hardware
implementation, and the Huffman coding may only be re-
garded as a post-compression combined with the other two
compression methods, so most of the hardware accelerators
will focus on the quantization method.
The quantization based method normally employ the low-
precision weights, varied from 1 bit to 5 bits, to represent
the CNNs [15], [22]–[28]. Some studies train QNNs from
scratch by estimating the gradient of expected loss based on
Straight-Through Estimator [15], [22], [23], [27]. For example,
Courbariaux et al. [15] train a classification neural network
from scratch with 1-bit weight and activation, which can run
7 times faster than the CNNs. Choi et al. [23] propose a neural
quantization scheme called Parameter Clipping Activation,
which uses a parameter to find the optimal quantization scale
for arbitrary bit width activations. Choi et al. [22] introduce
a novel technique called Statistics-Aware Weight Binning,
which finds the optimal scaling factor based on statistical
characteristics of the distribution of the weights to minimize
the quantization error. The QNNs trained by the above quanti-
zation methods only accelerate the inference, Zhou et al. [27]
propose a DoReFa-Net that can accelerate both training and
inference by low bit width weights, activations and gradients
respectively. However, these estimator-based methods have a
noise compared to the real gradient. Thus these QNNs can’t
achieve an ideal classification accuracy, especially on multi-
classification datasets such as CIFAR-100.
Some other quantization methods are dedicated to design
special strategies to fine-tune QNNs, which will not rely on
the backpropagation algorithm and can bypass the problem of
gradient vanishing [26], [28], [29]. They can achieve a much
better accuracy as they are independent of estimators. For
example, Park et al. [29] propose precision highway that has
an end-to-end high-precision information flow for ultra-low-
precision computation. This linear weight quantization method
is based on the assumption that the weight distribution is
the Laplace distribution. Recently, Zhou et al. [26] propose
an incremental network quantization method, which converts
pretrained full-precision CNNs model into a low-precision
model where the weights are constrained to the power of two
or zero. It has been studies that there will be little loss on
the classification accuracies when using 2-5 bits low-precision
weight [26], [27]. However, these quantization methods will
depend on the pretrained network structure rather than the
backpropagation algorithm, which will be difficult to satisfy
the network-structure-optimization requirements due to the
hardware limitation.
B. CNNs Implemented by FPGAs
Considering the inference, the CNNs have a highly hier-
archical structure of multiple feature maps, whose structure
exposes a large amount of parallelism that makes CNNs
very suitable for FPGAs implementation. This structure builds
on the accumulation of a huge number of convolutions that
will consume a huge number of floating-point resources on
FPGAs. In addition, the structure of CNNs often contains
many convolutional layers. Thus the convolution module with
different parameters needs to be executed iteratively during
the inference. Frequent execution of data caching and param-
eter loading will be limited by the bandwidth. Therefore, in
many studies, their hardware structures of CNNs are designed
mainly for the two bottlenecks of floating-point resources and
bandwidth [12], [13], [16], [17].
In terms of optimizing for floating-point resources, Lu et
al. [30] design a fast Winograd algorithm, which can decrease
the use of floating-point resources on FPGAs and reduces the
complexity of convolution dramatically. Simultaneously, they
also give the formula for estimating the computational effi-
ciency, which demonstrates that the fast Winograd algorithm
is more efficient than conventional convolutional algorithm
due to the use of fewer floating-point resources on FPGAs.
Meloni et al. [13] present an accelerator configuration for
CNNs that reaches more than 97% DSP resource utilization at
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150 MHz operating frequency with 16-bit precision. And they
show that the floating-point resource utilization is the highest
when executing 3×3 filters on FPGAs.
Other studies have focused on optimizing the data schedul-
ing structure to reduce the impact of the bandwidth. For
example, Sankaradas et al. [14] implement a vector processing
element (VPE) array coprocessor, which can accelerate the
CNNs by optimizing the cache between distributed off-chip
memory banks and on-chip computing elements on FPGAs.
Peemen et al. [12] show that their scheduler prefers to use only
convolutional layers without fully connected layers on FPGAs,
which can maximize the efficiency of on-chip memories by
reducing the impact of the bandwidth bottleneck.
The crucial issue with the above methods is that they usually
only consider the bottleneck at a single level and fail to
coordinate these two constraints to improve the computational
efficiency of the hardware accelerators. In this paper, we
reduce the impact of the above two constraints by introducing
the QNNs into FPGAs, which provides a new idea to deal with
the above two bottlenecks. Since the weights in our QNNs
are quantized to the power of two, the quantized weights
directly reduce the bandwidth required to load the weights.
In addition, the use of the quantized weights can translate
the multiplication into shifting in convolution module, which
greatly reduces the use of floating-point resources.
III. n-BQ-NN
A. Fundamental Idea of Our n-BQ-NN
Fig. 1: For any full-precision weight distribution (indicated
by the blue curve in the figure) trained by CNNs model,
non-uniform sampling can be used to approximate the full-
precision distribution which represented by the red curve in
the figure.
The main idea of our n-BQ-NN is based on Fig.1, which
shows the information loss led by the quantization method
with the power of 2 can be interpreted as the sampling loss
caused by non-uniform sampling. In fact, the weights of CNNs
with large absolute values will be dominant to the overall
classification accuracy of the networks, although these weights
with large values only account for a small ratio among all the
weights [11], [31]. For an arbitrary probability density function
of the weights in a neural network, denoted as φ(x), we can
use the blue curve in Fig.1 to represent φ(x) which meets∫ 1
−1 φ(x)dx = 1. In this way, we can calculate the sampling
loss Φ(x) which can be represented as the area between two
distributions (red and blue curves) in Fig.1. By calculating, the
sampling loss Φ(x) is represented as the following recursive
formula, where n is the quantized bit width of the weights. Φ(1) = 1− φ(2
−1) n = 1
Φ(n) = Φ(n− 1) + 21−nφ(21−n)
−21−nφ(2−n) n > 1
(1)
It can be seen from the above formula that the sampling loss
always decreases as the increasing of quantized bit width of the
weights, which indicates that the sampling loss is negatively
related to the quantized bit width of weights. However, the
bit width is limited and needs to reduce as much as possible
in QNNs. Thus, finding the best balance between quantized
bit width and the sampling loss is the key to balancing the
performance, speed, and resources of QNNs. We define the
L(n) = 21−n[φ(21−n) − φ(2−n)] as the variation between
two sampling losses, Φ(n) and Φ(n−1), from Eq.1. Then, we
can prove that L(4) will approach to zero in our quantization
method with the power of 2, which can be ensured by the
Theorem 1. Therefore, continuing to increase the quantized
bit width of n after 3 is not helpful to decrease the sampling
loss.
Theorem 1: 0 < |L(4)| < 7.8× 10−3
Proof. We use Taylor expansion with Peano residuals to
represent the probability density function φ(x),
φ(2−n) = φ(0)− ln2φ′(0)n2−n + o(n2−n)
φ(21−n) = φ(0)− ln2φ′(0)n21−n + o(n21−n) (2)
Substituting Eq.2 into L(n), we get
L(n) = 21−n[φ(21−n)− φ(2−n)]
= 21−n[ln2φ′(0)n2−n −o(n2−n)− ln2φ′(0)n21−n
+

o(n21−n)]
≈ −ln2φ′(0)n21−2n
(3)
Since 0 < Φ(n) < 1, we deduce that 0 < |L(2)| < 1 and
0 < ln2φ′(0) < 14 . In final, we get 0 < |L(4)| < 1128 by
substituting the range of ln2φ′(0) into L(4) due to the Eq.3.

From the hardware perspective, the resource consumption
of SHIFT operation is much less than multiplication, so our
intention is to use the SHIFT operation instead of multipli-
cation. Considering that the shift right operation will make
the weights exceed the constraint range of (−1,1), thus, all
SHIFT operations are shift left and every quantized weight is
chosen from the entries (±2−0,±2−1, · · · ,±2−i, 0), where
±2−i indicates its multiplication can be calculated by << i
and 0 indicates that no operations are required. Our n-BQ-
NN quantizes the weights to the entries, which are encoded
to n-bit and suitable for hardware computation. Under such
circumstance, the staircase function staircase(W ) can be used
to describe our n-bit quantized weights as Eq.4 (typically, n
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is greater than 1, and staircase(W ) is degraded to sign(W )
if n is equal to 1), where W are full-precision weights.
staircase(W ) =
{
2−i sign(W ) ∆i+1 ≤ |W | < ∆i
0 |W | < ∆r
(4)
Here i is taken from r − 1 to 0 in turn, where r = 2n−1 − 1
and sign(W ) is the sign function:
sign(W ) =
{
+1 W ≥ 0
−1 W < 0 (5)
B. Gradients Computation in n-BQ-NN
In order to facilitate the discussion as follows, we need to
define some variables first, where W ljk represents the weight
that connects the k-th neuron of the (l − 1)-th layer to the
j-th neuron of the l-th layer, blj represents the bias of the j-
th neuron of the l-th layer, zlj represents the input of the j-th
neuron of the l-th layer (zlj =
∑
kW
l
jka
l−1
k +b
l
j), a
l
j represents
the output of the j-th neuron of the l-th layer (alj = θ(z
l
j)),
and θ is activation function.
We also have to add a extra quantized weight so that we
can train our n-BQ-NN, where the quantized weight is shown
as follows,
Wˆ ljk = staircase(W
l
jk) (6)
And the cost function of mini-batch of m samples in our n-
BQ-NN is,
C =
1
2m
∑
x
∥∥y(x)− aL(x)∥∥2 (7)
Where x is the input sample, y is the actual classification, aL
is the prediction output, and L is the maximum number of
layers in the network.
By defining T lj ≡ ∂C∂zlj as the error produced by the j-th
neuron of the l-th layer, we can use the back-propagation
algorithm to calculate the gradient and update the parameters
according to the following three steps1.
- Calculating the error of the last layer of the network.
T Lj =
∂C
∂zLj
=
∂C
∂aLj
· ∂a
L
j
∂zLj
T L = ∂C
∂aL
 ∂a
L
∂zL
= ∇aC  θ′
(
zL
) (8)
- Calculating the error of each layer of the network from
the back to the front.
T lj =
∂C
∂zlj
=
∑
k
∂C
∂zl+1k
· ∂z
l+1
k
∂alj
· ∂a
l
j
∂zlj
=
∑
k
T l+1k ·
∂
(
Wˆ l+1kj a
l
j + b
l+1
k
)
∂alj
· θ′ (zlj)
=
∑
k
T l+1k · Wˆ l+1kj · θ′
(
zlj
)
T l =
((
Wˆ
l+1
)T
T l+1
)
 θ′ (zl)
(9)
1 represents the Hadamard product that is used for point-to-point
product between matrices or vectors.
- Calculating the gradient of weight and bias respectively.
gb =
∂C
∂blj
=
∂C
∂zlj
· ∂z
l
j
∂blj
= T lj ·
∂
(
Wˆ ljka
l−1
k + b
l
j
)
∂blj
= T lj
(10)
gW =
∂C
∂W ljk
=
∂C
∂zlj
· ∂z
l
j
∂W ljk
= T lj ·
∂
(
Wˆ ljka
l−1
k + b
l
j
)
∂W ljk
= T lj ·
∂
(
Wˆ ljka
l−1
k + b
l
j
)
∂Wˆ ljk
· ∂Wˆ
l
jk
∂W ljk
= T lj · al−1k ·
∂Wˆ ljk
∂W ljk
(11)
Fig. 2: The red dotted line represents the staircase function,
and the blue full line represents our reconstructed function.
In the above process of deriving the entire back-propagation,
except for the gradient of weight of the last step, the other steps
are well-defined. Based on the Eq.11, the gradient of weight
can be calculated as follows,
gW = T lj · al−1k ·
∂Wˆ ljk
∂W ljk
= 0 (12)
Where
∂Wˆ ljk
∂W ljk
is exactly the staircase′(W ljk), which is the
derivative of staircase(W ljk). And this derivative satisfies the
conditions of Dirac Delta Function δ(x). According to the
properties of δ(x),
∂Wˆ ljk
∂W ljk
can be calculated as follows,
∂Wˆ ljk
∂W ljk
= δ(W ljk) = 0 (13)
Substituting
∂Wˆ ljk
∂W ljk
= 0 into Eq.12, we discover that model
cannot be trained by back-propagation algorithm due to gra-
dient vanishing.
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To resolve the above problem, we reconstruct the quantized
weight function as Eq.14 to ensure that the weights can be
updated by using the back-propagation algorithm as shown in
Fig.2, the blue full line, where α is an adjustable parameter
in the range of (0, 1).
W˜ ljk = (1− α)Wˆ ljk + αW ljk (14)
By substituting Eq.14 into Eq.11, we can recalculate the
gradient of weight as follows again with
∂W˜ ljk
∂W ljk
= α + (1 −
α)δ(W ljk) = α,
gW = T lj · al−1k ·
∂W˜ ljk
∂W ljk
= αT lj · al−1k (15)
At this point, we have reconstructed the quantized
weight function as Eq.14 to solve the gradient vanish-
ing, but the weights cannot be quantized to the entries
(±2−0,±2−1, · · · , 0) directly as Eq.6. However, we can prove
that the reconstructed quantized weight function will approx-
imate to the entries after several iterations, which can be
ensured by the Theorem 2.
Assumption. Since the algorithm needs to be iterated, our
problem needs to be discussed within the framework of
the series. We define W ljk as an iteration of xn, W˜
l
jk is
equivalent to xn+1, and the value of aj is chosen from
Wˆ ljk = staircase(W
l
jk) = (±2−0,±2−1, · · · ,±2−i, 0).
Theorem 2: In the framework of the series, W˜ ljk will
approach to Wˆ ljk when the number of iterations is sufficient,
when n is the number of iterations.
Proof. The general terms of series x from 1 to n are written
as follows based on Eq.14,
x2 − αx1 = (1− α)aj (1)
...
...
xn − αxn−1 = (1− α)aj (n− 1)
xn+1 − αxn = (1− α)aj (n)
(16)
We let α(n−1) × (1) + · · · + α × (n − 1) + (n), then we get
the equation as follows,
xn+1 − α(n−1)x1 = (1− α)aj(1 + α+ · · ·+ α(n−1))
= aj(1− α(n−1))
(17)
As the number of iterations increases, xn+1 will approach
aj . With the guarantee of Theorem 2, the above equation can
be rewritten as W˜ ljk = staircase(W
l
jk) (namely, xn+1 = aj)
when the number of iterations is enough (n→∞) and α is in
the range of (0, 1). In the actual algorithm implementation, it
is only necessary to iterate through several steps following the
training process, and the networks can be quantized completely
as Eq.6. 
The design of α in our reconstructed quantized weight
function takes three aspects into consideration: First, the
designed function must satisfy the Theorem 2. Second, our
reconstructed function indicates that the ratio of 1 − α : α
between quantized weights and full-precision weights can be
used to adjust the information ratio of between quantized
weights and full-precision weights in the training process.
Third, on the other hand, α is the slope of our reconstructed
function shown as the blue full line in Fig.2, which can be
used to change the gradient descent rate of back-propagation
based on Eq.15 during the training.
C. Posterior-Distribution Adjustment
In the initialization of the networks, the initialization modes
MSRA and Xavier [32] which will adjust variance based
on the number of inputs are prone to converge than the
traditional Gaussian distribution initialization mode with fixed
variance in DNNs. Inspiring by this fact, we suspect that
adjusting the distribution of quantized weights may make it
easier for us to train our n-BQ-NN. Here, we consider that
full-precision networks are prone to converge than quantized
networks; thus, we prefer to keep the distribution of quantized
weights consistent with full-precision weights’. Comparing
the probability density function before quantization φ(x) (its
corresponding expectation and variance are E(x) and V ar(x),
respectively) and the probability density function after quan-
tization staircase(x) (as Eq.4), we make their expectation
and variance equal respectively so that their distribution is
consistent as follows,{
E(x) =
∫ 1
−1 x staircase(x)dx
V ar(x) =
∫ 1
−1(x− E(x))2 staircase(x)dx
(18)
The original full-precision probability density function φ(x)
and the value of quantized weight function staircase(x) are
fixed, so we can only adjust the value range of staircase(x)
to meet Eq.18.
D. The Training Algorithm for n-BQ-NN
In actual training algorithm for n-BQ-NN, the Batch Nor-
malization (BN [31]) is added in our n-BQ-NN because it is
conducive to reduce the overall impact of the weight scale
and accelerate the training. Thus, we will derive the back-
propagation algorithm for n-BQ-NN with BN and give the
training algorithm in this subsection.
First, we define four variables of BN, where σ represents
the variance of all samples of a batch, µ represents the sample
mean, and γ, β are the scale variation coefficients. Due to
the existence of BN, the bias term can be ignored, so the
input of the neuron is re-expressed as zlj =
∑
kW
l
jka
l−1
k , the
normalized input of the neuron is zˆj = γ
zj−µ
σ + β, and the
output of the neuron is aj = θ(zˆj). Then, we can calculate
the error and the gradient, based on the discussion of Section
III-B, according to the following three steps.
- Counting the mean and variance of the sample, and
calculating the gradient of them.
µ =
1
m
m∑
j=1
zj
σ2 =
1
m
m∑
j=1
(zj − µ)2
(19)
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Fig. 3: Overview of our trained quantization procedure.
∂C
∂σ2
=
∑
k
∂C
∂ak
∂ak
∂zˆk
∂zˆk
∂σ2
= −1
2
γσ−3
∑
k
∂C
∂ak
θ′ (zk) (zk − µ)
(20)
∂C
∂µ
=
∑
k
∂C
∂ak
∂ak
∂zˆk
∂zˆk
∂µ
+
∂C
∂σ2
∂σ2
∂µ
= −γ
σ
∑
k
∂C
∂ak
θ′ (zk)− 2
m
∂C
∂σ2
∑
k
(zk − µ)
(21)
- Calculating the error of the network.
Tj = ∂C
∂zj
=
∂C
∂aj
∂aj
∂zˆj
∂zˆj
∂zj
+
∂C
∂σ2
∂σ2
∂zj
+
∂C
∂µ
∂µ
∂zj
=
γ
σ
∂C
∂aj
θ′ (zˆj) +
2
m
∑
k
(zk − µ) ∂C
∂σ2
+
1
m
∂C
∂µ
(22)
- Calculating the gradient of weight, γ, and β respectively.
gW = Tj · ak · ∂W˜jk
∂W ljk
= αTj · ak (23)
gγ =
∑
k
∂C
∂ak
∂ak
∂zˆk
∂zˆk
∂γ
=
∑
k
∂C
∂ak
θ′ (zˆk)
zk − µ
σ
(24)
gβ =
∑
k
∂C
∂ak
∂ak
∂zˆk
∂zˆk
∂β
=
∑
k
∂C
∂ak
θ′ (zˆk) (25)
With the foundation of the above formulas, we can propose
our training algorithm for n-BQ-NN, as indicated in Algo-
rithm 1. This algorithm covers two learning modes: training
from scratch and fine-tuning on the pretrained model, where
the first mode means the weights are randomly initialized and
the second mode means the weights are initialized by the pre-
trained full-precision network model. The overall quantization
process is illustrated as Fig.3. The code for training algorithm
is available 2.
E. Activation Quantization in n-BQ-NN
The above discussion is all about the quantization of
weights. To take the integrity of our n-BQ-NN and the ne-
cessity of subsequent ablation experiments into consideration,
we need to discuss the quantization of activations in this
subsection. Now, let’s put our eyes back on Section III-B.
2https://github.com/papcjy/n-BQ-NN
Algorithm 1: Training algorithm for n-BQ-NN with
BN. C is the cost function for mini-batch, θ is the
activation function, and L is the number of layers.
The function staircase(·) specifies how to quantize
the weights. BatchNorm() specifies how to batch-
normalize the inputs. BackBatchNorm() specifies how
to back-propagate through the BN. Update() specifies
how to update the parameters when their gradients are
known, using either SGD or ADAM.
Require: a minibatch of outputs and targets (aL, y),
learning rate η, previous weights W k,
previous BN parameters (γk,βk), and a
constant α.
Ensure : the updated weights (W k)∗ and updated
BN parameters ((γk)∗, (βk)∗)
{1. Computing the parameter gradients:}
{1.1 Forward propagation:}
for k = 1 to L do
W˜ k ← (1− α) staircase(W k) + αW k
zk ← ak−1W˜ k
zˆk ← BatchNorm(zk, γk, βk)
ak ← θ(zˆk)
end
{1.2 Backward propagation:}
Computing ga
L
= ∂C
∂aL
based on aL and y.
for k = L to 1 do
(gγ
k
, gβ
k
)← BackBatchNorm(gak , zk, γk, βk)
T k ← gakθ′(zˆk)
ga
k−1 ← T kW˜ k
gW
k ← α(T k)Tak−1
end
{2. Updating the parameter gradients:}
for k = 1 to L do
((γk)
∗
, (βk)
∗
)← Update(γk, βk, η, gγk , gβk)
(W k)
∗ ← Update(W k, gWk , η)
end
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In the case of the quantized activations, the output of the j-th
neuron of the l-th layer can be rewritten as,
aˆlj = staircase(z
l
j) (26)
Where staircase() is activation function.
At this point, we have encountered the same problem, the
error of network T lj becomes zero due to the existence of ∂aˆ
l
j
∂zlj
,
when the Eq.26 is substituted into Eq.8 and Eq.9.
Considering the expectation of ∂C
∂zLj
, the error of network
has reappeared, which is guaranteed by Theorem 3.
Theorem 3: Let us define C = C(aˆj , j) where aˆj follows
Eq.26 that is chosen from (±2−0,±2−1, · · · , 0), then, we get
a new expression as
Ej
[
∂C
∂zj
]
= λ
∂C
∂aˆj
, if |zj | ≤ 1, (27)
Where j is the noise source that influences zj , Ej [·] means
the expectation over zj , and λ is a constant.
Proof.
Ej
[
∂
∂zj
C
]
=
∂
∂zj
Ej [C]
=
∂
∂zj
[
∑
i
C(aˆj = +2
i)P (zj > j |zj)+∑
i
C(aˆj = −2i)(1− P (zj > j |zj))]
=
∂P (zj > j |zj)
∂zj
[
∑
i
C(aˆj = +2
i)−
∑
i
C(aˆj = −2i)]
(28)
For C(aˆj = ±2i), we can approximate it using the Taylor
expansion.
C(aˆj = +2
i)) = C(aˆj = 0) +
∂C
∂aˆj
∣∣∣∣
aˆj=0
2i+
∂2C
∂aˆ2j
∣∣∣∣
aˆj=0
22i +O
(
∂3C
∂aˆ3j
∣∣∣∣
aˆj=0
23i
)
C(aˆj = −2i)) = C(aˆj = 0)− ∂C
∂aˆj
∣∣∣∣
aˆj=0
2i+
∂2C
∂aˆ2j
∣∣∣∣
aˆj=0
22i +O
(
∂3C
∂aˆ3j
∣∣∣∣
aˆj=0
23i
)
(29)
For ∂P (zj>j |zj)∂zj , we split it into two parts.
∂P (zj > j |zj)
∂zj
=
∂P (zj > j |zj)
∂zj
|zj |>1
+
∂P (zj > j |zj)
∂zj
|zj |≤1
=
∂
∫ 1
−1
1
2 dj
∂zj
+
∂
∫ zj
−zj
1
2 dj
∂zj
= 1|zj |≤1
(30)
Combining Eq.29 and Eq.30, the Eq.28 can be derived as
Ej
[
∂C
∂zj
]
= 1|zj |≤1
(
2
∑
i
22i
∂C
∂aˆj
∣∣∣∣
aˆj=0
)
(31)
TABLE I: The outline of the proposed n-BQ-NN network
architecture. Here, taking the CIFAR datasets as an example,
the initial input size of the network is 32 × 32 × 3. The
conv quantized contains three calculation steps, respectively,
Wˆ = staircase(W ), net = conv2d(Wˆ , x), and net =
BatchNorm(net), where the weights involved in convolution
calculation are quantized weights that are chosen from the
entries (±2−0,±2−1, · · · , 0). In convolution calculation, the
multiplications are replaced by SHIFT operations during the
inference, because the weights are power of 2.
type patch size/stride output size
conv quantized 3×3/1 32×32×128
conv quantized 3×3/1 32×32×128
conv quantized 3×3/1 32×32×128
pool 2×2/2 16×16×128
conv quantized 3×3/1 16×16×256
conv quantized 3×3/1 16×16×256
conv quantized 3×3/1 16×16×256
pool 2×2/2 8×8×256
conv quantized 3×3/1 8×8×512
conv quantized 1×1/1 8×8×1024
conv quantized 1×1/1 8×8×10 (100)
pool 8×8 1×1×10 (100)
softmax classifier 1×1×10 (100)
Let 2
∑
i 2
2i = λ, then
Ej
[
∂C
∂zj
]
= λ
∂C
∂aˆj
1|zj |≤1 (32)

Under the Theorem 3, we can re-express the error of
network and quantize the activations in our n-BQ-NN by
rewriting the Eq.8 and Eq.9 as follows,
T Lj =
∂C
∂zLj
= λ
∂C
∂aˆLj
1|zj |≤1 (33)
T lj =
∂C
∂zlj
= λ
∂C
∂aˆlj
1|zj |≤1 = λ
∑
k
∂C
∂zl+1k
· ∂z
l+1
k
∂aˆlj
= λ
∑
k
T l+1k ·
∂
(
Wˆ l+1kj aˆ
l
j + b
l+1
k
)
∂aˆlj
= λ
∑
k
T l+1k · Wˆ l+1kj 1|zj |≤1
(34)
IV. EXPERIMENT
In our experiments, we use three network structures ResNet,
DenseNet and AlexNet. The network structure of our n-BQ-
NN (n can take 1, 2, 3, 4, 5) is similar to the architecture of
All-CNN [33] that consists solely of convolution layers and
Network in Network block [34]. Table I details the param-
eter settings and our network architecture. In the following
experiments, our training algorithm is used to train the model
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from scratch or fine-tune on the full-precision model in five
benchmark datasets MNIST, SVHN, CIFAR-10, CIFAR-100
and ImageNet. We unfold our experiments from 4 dimen-
sions, respectively classification accuracy compared with low-
precision QNNs, quantization errors by our training method,
compression ratio in different datasets, and convergence speed
compared with BNN.
A. MNIST
The MNIST dataset [35] consists of handwritten digit
images with 32×32 pixels, organized into 10 classes (0 to
9). The training and test sets contain 60,000 and 10,000
images respectively. We perform this dataset without data
augmentation [36].
B. CIFAR
The two CIFAR datasets [37] consist of natural color images
with 32×32 pixels, respectively 50,000 training and 10,000
test images, and we hold out 5,000 training images as a
validation set from the training set. CIFAR-10 (C10) consists
of images organized into 10 classes and CIFAR-100 (C100)
into 100 classes. We adopt a standard data augmentation
scheme (random corner cropping and random flipping) that
is widely used for these two datasets [33], [34], [36], [38],
[38]–[41]. We normalize the images using the channel means
and standard deviations in preprocessing.
C. SVHN
The SVHN dataset [42] consists of color images of house
numbers collected by Google Street View with 32×32 pixels,
organized into 10 classes (0 to 9). There are 73,257 images
in the training set, 531,131 images for additional training, and
26,032 images in the test set respectively. We divide the pixel
values by 255.0 so that they are in the [0,1] range as [43].
Moreover, we do not preprocess the dataset following common
practice without data augmentation [34], [36], [39], [44], [45].
D. Experiment Results
TABLE II: Our n-BQ-ResNet generates extremely low-
precision models with very similar accuracy compared with
full-precision ResNet-110 model on CIFAR-10.
Model Bit-width Test error
ResNet-110 ref 16 6.61%
n-BQ-ResNet 5 7.04%
n-BQ-ResNet 4 7.07%
n-BQ-ResNet 3 7.15%
n-BQ-ResNet 2 8.76%
n-BQ-ResNet 1 10.52%
1) n-bit: As the theoretical analysis in Section III, different
quantized bit width brings different sampling loss, and the
larger bit width means the less sampling loss. Thus, in this
experiment, we evaluate the test error rates of our n-BQ-
ResNet that is fine-tuned on full-precision ResNet-110 when n
takes different values on CIFAR-10. The experimental results
from Table II are consistent with Eq.1. Therefore, the choice
of 3-bit is better because L(4) is close to 0 as Eq.3 when con-
sidering both the sampling loss and the conciseness of weight
representation. Obviously, this result is also experimentally
proved by works in [26]. Thus, our n-BQ-NN is chosen as
T-BQ-NN when n = 3 in the subsequent experiments.
2) Accuracy and Capacity: As hardware devices require
relatively simple architecture and less number of layers, we
have selected some network suited for hardware implementa-
tion as our comparative experiment. For example, BNN with
binary weights and activations replaces most multiplications
by 1-bit XNOR operations. Network in Network utilizes the
global average pooling over feature maps in the classifica-
tion layer, which is less prone to overfitting than the fully
connected layers. All-CNN achieves a new architecture that
consists solely of convolution layers replacing max-pooling
by a convolution layer without loss in accuracy on several
benchmarks. Highway Network allows unimpeded information
flow across many layers using adaptive gating units to regulate
the information flow.
There is a general manifestation that T-BQ-NN performs
better than most other network structures, while these network
structures have never been quantized except BNN. In the
experiment here, T-BQ-NN is trained by our training algorithm
from scratch due to the lack of pretrained model, and this
model is trained with a mini-batch size of 50, a weight decay
of 0.0001. Its test error rates of 7.59 % on CIFAR-10, 28.9
% on CIFAR-100, 2.29 % on SVHN, and 0.5 % on MNIST
are lower than the test error rates achieved by Network in
Network, Highway Network, and BNN. Particularly, T-BQ-NN
makes up for the classification accuracy of BNN on CIFAR-
100 to some extent. The best result for all listed datasets is
T-BQ-NN except CIFAR-10 is All-CNN, and all results are
shown in Table III.
Our model capacity is even more encouraging: the number
of parameters of T-BQ-NN is significantly lower than other
network structures. Particularly, T-BQ-NN achieves the num-
ber of parameters of 1.2M that is even lower than 1.7M of
BNN shown in Table III.
3) Extension: One positive-effect of our training algorithm
is universal. We popularize our training method to the better
and deeper architectures, not just limited to CNNs, such as
ResNet [16] and DenseNet [17]. In the experiment here, T-
BQ-ResNet and T-BQ-DenseNet are 3-bit that are fine-tuned
by our training algorithm based on the full-precision model of
ResNet and DenseNet.
For T-BQ-ResNet, all the multiplications are converted
to SHIFT and ADDER operations using 3-bit weights in
all convolutional layers and shortcut connections. We use a
momentum of 0.9, weight decay of 0.0001 [44], [49], and
adopt the weight initialization and BN [31], [32] without
dropout [50]. This model is trained with a mini-batch size
of 128 and a learning rate of 0.1, divided by 10 at 32k and
38k iterations, and terminates training at 64k iterations. We
achieve the test error rates of 7.15% on C10, 37.56% on C100,
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TABLE III: Error rates on CIFAR-10 and CIFAR-100 datasets with standard data augmentation (translation and mirroring).
Error rates on MNIST and SVHN datasets without data augmentation. The overall best results are bold. “*” represents the
results run by our implementation, the rest of results represents that these results are directly cited from the paper in the front
of the row.
Test error
Method Depth Params CIFAR-10 CIFAR-100 SVHN MNIST
Network in Network [34] 9 1.9M 8.81% 35.68% 2.35% 0.53%
All-CNN [33] 9 1.4M 7.25% 33.71% ∗3.17% ∗0.63%
Highway Network [38] 19 2.3M 7.72% 32.39% ∗2.61% 0.67%
BNN [15] 9 1.7M 11.40% ∗42.13% 2.80% 0.96%
Round Quantization 9 1.2M 85.88% 98.90% 83.72% 80.55%
T-BQ-NN 9 1.2M 7.59% 28.90% 2.29% 0.50%
Fig. 4: Comparison of the T-BQ-NN and BNN top-1 error rates on CIFAR10, CIFAR100, and SVHN validation datasets.
Where the curves, from top to bottom at 900 iterations, represent T-BQ-NN on C100, BNN on C100, T-BQ-NN on C10, BNN
on C10, T-BQ-NN on SVHN, and BNN on SVHN, respectively. Note that the results of datasets run by ourselves.
TABLE IV: Fine-tunning ResNet and DenseNet by our training
algorithm on CIFAR10(100) and SVHN. Where the results
on C10 and C100 with data augmentation and the results on
SVHN without data augmentation.
Network Depth Bit-width Params Test error(%)
C
IF
A
R
-1
0 ResNet 110 16 1.7M 6.61
T-BQ-ResNet 110 3 0.3M 7.15 (+0.54)
DenseNet 100 16 0.8M 4.51
T-BQ-DenseNet 100 3 0.15M 5.31 (+0.80)
C
IF
A
R
-1
00
ResNet 110 16 1.7M 35.87
T-BQ-ResNet 110 3 0.3M 37.56 (+1.69)
DenseNet 100 16 0.8M 22.27
T-BQ-DenseNet 100 3 0.15M 24.10 (+1.83)
SV
H
N
ResNet 110 16 1.7M 3.13
T-BQ-ResNet 110 3 0.3M 3.25 (+0.12)
DenseNet 100 16 0.8M 1.76
T-BQ-DenseNet 100 3 0.15M 2.10 (+0.34)
and 3.25% on SVHN using T-BQ-ResNet, just rises 0.54% on
C10, 1.69% on C100, and 0.12% on SVHN compared with
ResNet on the basis of Table IV.
For T-BQ-DenseNet, its model consists of Bottleneck layers
indicated to BN-ReLU-Conv(1 × 1)-BN-ReLU-Conv(3 ×
3) and transition layers indicated to BN-ReLU-Conv(1 ×
1)-averpool(2 × 2), and both of these layers contain 1x1
convolution. We use a weight decay of 0.0001, momentum of
0.9 [51], and adopt the weight initialization and BN without
dropout. This model is trained with an initial learning rate of
0.1, divided by 10 at 50% and 75% of the total number of
training epochs. And we train using a batch size of 64 for 300
and 40 epochs respectively on CIFAR and SVHN. Comparing
between DenseNet and T-BQ-DenseNet, the increasing in error
is 0.80% from 4.51% to 5.31% on C10, 1.83% from 22.27% to
24.10% on C100, and 0.34% from 1.76% to 2.10% on SVHN
as Table IV.
We attribute this primarily to reduce the number of param-
eters approximately 5 times from 0.8M to 0.15M on T-BQ-
DenseNet, and from 1.7M to 0.3M on T-BQ-ResNet is shown
as Table IV. Furthermore, a hybrid network compression
solution combined with three different techniques, respectively
network pruning [19], quantization and Huffman coding is
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TABLE V: Deep compression method for T-BQ-ResNet and
T-BQ-DenseNet. P: Pruning, Q: Quantization, H: Huffman
coding.
Method Encodingbit-width Compression ratio
T-BQ-ResNet on C10 (P+Q) 3 49×
T-BQ-ResNet on C10 (P+Q+H) 2.6 57×
T-BQ-ResNet on C100 (P+Q) 3 25×
T-BQ-ResNet on C100 (P+Q+H) 2.8 27×
T-BQ-ResNet on SVHN (P+Q) 3 24×
T-BQ-ResNet on SVHN (P+Q+H) 2.8 26×
T-BQ-DenseNet on C10 (P+Q) 3 38×
T-BQ-DenseNet on C10 (P+Q+H) 2.5 46×
T-BQ-DenseNet on C100 (P+Q) 3 15×
T-BQ-DenseNet on C100 (P+Q+H) 2.8 16×
T-BQ-DenseNet on SVHN (P+Q) 3 133×
T-BQ-DenseNet on SVHN (P+Q+H) 2.1 190×
tested for T-BQ-ResNet and T-BQ-DenseNet in a scene with
the same classification accuracy. Comparing with the original
full-precision ResNet-110 model, we achieve the compression
ratio of 57× on C10, 27× on C100 and 26× on SVHN
for T-BQ-ResNet. For T-BQ-DenseNet, the compression ratio
is 46× on C10, 16× on C100 and 190× on SVHN shown
as Table V.
4) Convergence Speed: In this experiment, we train our T-
BQ-NN and BNN from scratch on C10, C100, and SVHN.
The results in Fig.4 indicate that T-BQ-NN not only has
better performance on classification accuracy than BNN but
also converges much faster. We just only compare our method
with BNN, because the weights of other network models in
Table III are full-precision and these models are not quantized
except BNN and T-BQ-NN. We use the same conditions,
including learning rate, batch size, and iterations, to test the
error rates of BNN and T-BQ-NN at first epoch. Comparing
with BNN, T-BQ-NN reaches the best test error dropping from
500 to 150 epochs on C10, from 1000 to 100 epochs on
MNIST, and from 1000 to 180 epochs on C100. As a result,
T-BQ-NN can be trained much easier and faster than BNN.
This result may be due to the fact that straight-through
estimator used by BNN contains noise, which causes the
unexpected deviation, while our training algorithm is based
entirely on back-propagation without the effect of noise and
weight representation is more abundant.
E. ImageNet
We further evaluate our n-BQ-NN on ILSVRC2012 [11]
image classification dataset that consists of 1.2 million high-
resolution natural images where the validation set contains 50k
images. These images are organized into 1000 categories of the
object for training, which are resized to 224×224 pixels before
fed into the network. In the next experiments, we report our
single-crop evaluation results using top-1 and top-5 accuracy.
AlexNet: This CNN architecture is the first structure that
shows to be successful on ImageNet classification task, which
consists of 5 convolutional layers and 2 fully-connected lay-
ers [1]. We use AlexNet coupled with BN that contains a total
of 61M parameters.
In training, images are resized randomly to 256×256 pixels,
and then a random crop of 224×224 is selected for training.
We train our n-BQ-NN for 50 epochs with batch size of 128/16
based on AlexNet/Vgg-16. We use ADAM optimizer with the
learning rate of 1e-4. We replace the Local Contrast Renomal-
ization layer with Batch Normalization layer. At inference, we
use the 224×224 center crop for forward-propagation.
The ablation experiments are listed in Table VI. The base-
line AlexNet model scores 56.6% top-1 accuracy and 80.2%
top-5 accuracy that is reported in [52]. For ablation studies, we
strictly control the consistency of variables, including network
structure, bit width and quantized layers. The only difference
is the quantization method. In experiments of “1-1” v.s. “1-
1”, “1-16” v.s. “1-32” and “2-16” v.s. “2-32”, our n-BQ-
NN achieves 6.9%, 11.8% and 0.7% accuracy improvements
respectively. For “3-16” v.s. “32-32”, our n-BQ-NN only
reduces the accuracy by 0.6%.
V. ACCELERATION ON FPGA
Fig. 5: High-level block diagram of our system.
We evaluate our n-BQ-NN on FPGA platform: Xilinx
ZCU102, which consists of an UltraScale FPGA, quad ARM
Cortex-A53 processors and 500 MB DDR3. To measure the
performance of our n-BQ-NN running on FPGA, we get the
data of run-time, resource utilization, and power by simulating
and testing on Vivado-2017 when the operating frequency
is 200 MHz. Our n-BQ-NN implementation involves a few
design parameters, parallelization degree (Pn and Pm), filter
size (k), input feature maps width (W ), input feature maps
height (H), input feature channels (M ), and output feature
channels (N ).
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TABLE VI: Comparison of classification accuracy on the test set for ImageNet with different bitwidths of weights and
activations. Single-crop evaluation results top-1 and top-5 accuracy are given based on AlexNet. Note the gray results are
implemented by our n-BQ-NN where the training method of 1-bit activations is introduced in Section III-E, and other results
are reported by [46]. We quantize the same layers of AlexNet to low-precision, as BNN [15], BC [47], TWN [48] and
DoReFa-Net [27] do.
n-bit
Weights
n-bit Activa-
tions
Inference Operation AlexNet Top-1 Ac-
curacy
AlexNet Top-5 Ac-
curacy
1 1 XNOR 0.279 (BNN) 0.504 (BNN)
1 1 XNOR 0.348 0.601
1 32 (float) XNOR ADDER 0.368 (BC) 0.620 (BC)
1 16 (float) XNOR ADDER 0.486 0.734
2 32 (float) XNOR ADDER 0.529 (TWN) 0.766 (TWN)
2 16 (float) XNOR ADDER 0.536 0.777
3 16 (float) SHIFT ADDER 0.560 0.795
8 (float) 8 (float) MAC 0.530 (DoReFa-Net) 0.768 (DoReFa-Net)
32 (float) 32 (float) MAC 0.566 0.802
Fig. 6: The overall parallel architecture with cluster of shift vector processing elements (SVPEs).
A. Coprocessor Architecture
Fig.5 shows the block diagram of our system. In the
CNN calculation process, the host computer hands off the
weights and images to the coprocessor (ZCU102), and collects
the predicted classification results. The transmission mode
between host computer and ARM CPU can be switched in
PCI or UDP. Before the computation, the host computer is
responsible for feeding the images and reducing precision. In
addition, the ARM CPU needs to complete the calculation of
fully-connected layers that is not suitable for FPGA parallel
acceleration and the FPGA accelerates the calculation of
convolutional layers.
We build the coprocessor with parallel architecture, as
shown in Fig.6. The critical part of the coprocessor is SVPE
cluster interface that has M SVPE clusters, where each SVPE
cluster consists of N SVPE arrays with a size of k × k.
The adders are used to compute partial sums of convolutions
while the SVPE arrays compute convolutions. The fetch unit
is programmed to fetch images and weights from ARM-based
processing system (PS), and the load/store unit is used to load
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Fig. 7: A SVPE array implementing the primitive 2D convolver unit. Where the double orange rectangles represent on-chip
memory banks to buffer the weights, the single orange rectangles represent registers, the skyblue roundnesses represent shift
operations instead of multipliers in VPE array, and the deepgreen roundnesses represent adders.
or store intermediate calculation results. The AXI-HP port is
used to receive or send the data, and the AXI-GP port is used
to receive or send the network structure information and the
control signal. A key point to note is 16-bit computational
accuracy acts on the data buses to save data bandwidth.
The basic design ideas continue the architecture of n-BQ-
NN, which converts all 16-bit weights as n-bit weights to
reduce memory usage and increase the parallelization degree.
On FPGAs, due to the shortage of DSPs, this has become a
major factor limiting the increase in parallelization degree that
directly affects the ability to accelerate calculation for CNNs,
because the multiplication in the convolution calculation needs
to call DSPs. Instead, we implement the multiplication with
SHIFT operation that consumes the Look-Up-Table (LUT) ar-
rays on FPGAs, while the resource of LUTs is more abundant
than DSPs’ [30]. In general, our n-BQ-NN, which consists of
16-bit activations and n-bit weights.
Our architecture of convolution computation is character-
ized by several key attributes compared with VPEs [14]. First,
we organize the architecture as arrays of SVPEs, where the
SVPE array is an array of 2D convolvers, each of which
consists of k2 connected SHIFT and ADDER units instead
of Multiply Accumulate (MAC) units, shown in Fig.7. The
weights and feature maps are loaded into each PE alternately
by AXI-HP port. Before each calculation, the weights are
buffered to the specified areas (the double orange rectangles
in Fig.7), and then the pipeline calculation starts with the
enablement of feature maps. Modeling the SVPE and VPE
arrays, we compare their resource consumption, parallelization
degree and power on FPGAs shown as Table VII, and our
SVPE array achieves the average energy consumption of 3.81
W at different n that is less than VPE array of 5.53 W.
Second, we reduce banded off-chip data memory and improve
the data movement between the SVPE clusters and the off-
chip memory by using n-bit weights. Third, all convolvers are
homogeneous when k is fixed as our primitive operator. We
evaluate the improvement of the computational efficiency of
n-BQ-NN in hardware by the following section.
B. Computational Efficiency
Since the filter size (3×3) is fixed for our n-BQ-NN,
resource utilization will be maximized. Here, we can predict
the performance of n-BQ-NN on FPGAs by developing an
analytical model. In the following, we rely on it to compare
computational efficiency between traditional implementation
and n-BQ-NN on FPGAs.
On the hardware, MAC unit, adder and multiplier will
consume DSP. In fact, the number of DSPs only depends
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TABLE VII: Comparison of VPE and SVPE array resource
consumption, parallelization degree and power.
Array SVPE VPE
Precision (n) 1 2 3 4 5 16
Power (W)
Signal 1.94 2.31 2.61 2.53 2.13 4.88
Logic 1.03 1.33 1.55 1.63 1.62 0.25
DSPs 0.08 0.09 0.09 0.08 0.06 0.40
Total 3.05 3.73 4.25 4.24 3.81 5.53
Used
Resource
LUTs 353 280 307 334 346 41
FFs 220 226 232 238 244 213
DSPs 3 3 3 3 3 12
Parallelization degree
(Pn, Pm)
(8,32) (4,16)
on the size of filter and parallelization degree [12], [30] as
follows,
DSP = (k2 + k)× Pn × Pm (35)
We must balance the memory bandwidth between the on-
chip and off-chip memory and ensure that the speed of trans-
mission is greater than or equal to the speed of computation
for utilizing the resource efficiently. The formula of the time
to process input data in the line buffer on FPGA is,
Tcompute = (H ×W × M
Pm
× N
Pn
)× 1
Freq
(36)
Where Freq is the operating frequency of the FPGA. Together,
we have to parallel the speed of transmission between input
and output data as follows,
Ttransfer =
M ×N × k2 + k ×W ×M
Bandwidth
(37)
We require that Ttransfer ≤ Tcompute. Therefore, we can
get the minimum requirement of bandwidth is,
Bandwidthmin =
Pm × Pn
min(N,M)
× bcompute × Freq (38)
Where bcompute is the bit-width of computation, and we
evaluate the performance of hardware acceleration choosing
16 bit-width. We define the Tinit as the time to load the first
n rows of input image and filter needed into on-chip memory
as follows,
Tinit =
M ×N × k2 × bweight
Bandwidth
+
W ×M × k
Bandwidth
× bcompute
(39)
Where bweight is the bit-width of the weights. The total
operations are,
OPs = H ×W ×M ×N × k2 × 2 (40)
And the total processing time of the convolution is,
Ttotal = Tcompute + Tinit (41)
Finally, we can compare the computational efficiency of
the different models defining the effective performance of
convolution as,
Perfeff =
OPs
Ttotal
(42)
We obtain the computational efficiency Perfeff (n) corre-
sponding to different bit width of the weights where n =
bweight represents the bit width of our n-BQ-NN.
Perfeff (n) =
32FreqPmPnHWNk
2
16HWN + nMNk2 + 16WMk
(43)
Now, given a convolutional layer represented by
(W ,H ,M ,N ), we get the computational efficiency based on
design parameters (k,Pm,Pn).
The main reason for restricting the computational efficiency
of CNNs on FPGA is parallelization degree, which is directly
related to DSPs when the setting of bandwidth is reasonable.
To speed-up the inference of CNNs on FPGAs, we use
our SVPE cluster to replace the traditional VPE cluster by
converting the multiplications as the SHIFT and ADDER
operations. Since we no longer use the multiplication, the
amount of DSPs is reduced as follows,
DSP = k × Pn × Pm (44)
Since SVPE array consumes much less DSPs than VPE
array compared Eq.35 with Eq.44, n-BQ-NN with SVPE
array can get a larger amount of parallelization degree than
CNNs with VPE array when the consumed DSPs are the same.
Based on the maximum DSPs number of 2520 as Table VIII
and the balanced memory bandwidth, we can design the
maximum parallelization degree of (Pm = 32,Pn = 8) and
(Pm = 16,Pn = 4) respectively on SVPE and VPE array
with filters 3×3. Thanks to the SVPE array, the parallelization
degree increases by 4 times to improve the computational
efficiency greatly when the total consumed DSPs is 768.
Supposing the color image is 32(W )×32(H)×3(M ) pixels,
filter size k is 3, DDR bit width N is 128, the computational
efficiency of our n-BQ-NN using SVPE array has improved
by about 4.1 times compared with traditional network using
VPE array on the basis of Eq.43.
C. Performance on FPGA
We evaluate our SVPE cluster implementation using
AlexNet, where our n-BQ-NN contains 16-bit activations and
3-bit weights. Table VIII gives the evaluation results with the
comparison of the state-of-the-art FPGA accelerators, where
GOP indicates the unit of the number of operations. From
the hardware perspective, we prefer to use the computational
efficiency to describe the performance of the algorithm. Be-
cause the total operations of computing a network is fixed,
we can get the execution time (s) by dividing the total
operations (GOP) by the computational efficiency (GOP/s).
Similar to the structure of Fig.7, a universal SVPE array
designed by the largest filter size of AlexNet is proposed in
Fig.8. This experiment will use the universal SVPE array that
fits the full-size after a slight adjustment. Our array designs
to be recycled when calculating the convolutions of different
layers, and 11 × 11 filter of AlexNet is only used in the
first convolutional layer, so most of the array utilization is
extremely low. This also confirms the necessity of designing
the network architecture with 3 × 3 unified filter to improve
resource utilization as Table I.
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS
Fig. 8: A universal SVPE array supporting AlexNet with
multiple kernel sizes (3, 5, and 11), where the yellow blocks
are Shift-Accumulator units.
Compared to prior works [30], [53], we improve the average
CNN performance to 957.4 GOP/s where the work [30] is
implemented by Winograd algorithm. The baseline is to imple-
ment the same hardware architecture as our implementation.
The only difference is that it uses VPE cluster because its
weights and activations are both 16-bit. The computational
efficiency of our implementation has improved by 2.9 times
compared with the baseline, which is slightly less than 4.1
times based on the theoretical calculations of the Section
V-B. On the other hand, Our implementation also improves
the energy efficiency to 48.9 GOP/s/W. The better energy
efficiency and resource efficiency come from the novel SVPE
structure.
VI. CONCLUSION AND FUTURE WORK
In this paper, we present a novel learning framework to
quantize full-precision CNN models into low-precision QNN
models whose weights are constrained to the power of two.
We solve the problem of gradient vanishing by adding a re-
constructed gradient function into back-propagation algorithm.
To satisfy the network-structure-optimization requirements for
hardware limitation, we propose n-BQ-NN, a novel QNN
structure, to replace the multiplication with SHIFT operation
whose structure is more suitable for the inference on FPGAs.
Furthermore, we also design the SVPE array to replace all
16-bit multiplications with SHIFT operations in convolution
operation on FPGAs. For proving the validity of our learning
framework, we conduct experiments and show that the quan-
tized models of ResNet, DenseNet and AlexNet through our
learning framework can achieve almost the same accuracies
with the original full-precision models. Moreover, when using
our learning framework to train our n-BQ-NN from scratch,
it can achieve nearly state-of-the-art results compared with
typically low-precision QNNs. We also evaluate the computa-
tional efficiency and energy consumption by implementing our
TABLE VIII: Performance comparison for AlexNet
[53] Baseline [30] Our Impl.
Precision 32bits fixed 16bits fixed 16bits fixed 16bits fixed
Device VX485T ZCU102 ZCU102 ZCU102
Freq(MHz) 100 200 200 200
Logic cell(K) 485.7 600 600 600
DSP 2800 2520 2520 2520
BRAM(Kb) 2060×18 1824×18 1824×18 1824×18
conv1(GOP/s) 27.5 227.5 409.6 410.5
conv2(GOP/s) 83.8 535.8 1355.6 1744.3
conv3(GOP/s) 78.8 655.9 1535.7 1680.7
conv4(GOP/s) 77.9 634.4 1361.7 1739.4
conv5(GOP/s) 77.6 559.5 1285.7 1456.1
CNN average
(GOP/s) 61.6 332.2 854.6 957.4
Power(W) 18.6 28.7 23.6 19.6
DSP Efficiency
(GOP/s/DSPs) 0.022 0.131 0.339 0.381
Logic cell
Efficiency
(GOP/s/cells/K)
0.127 0.553 1.424 1.596
Energy
Efficiency
(GOP/s/W)
3.31 11.57 36.2 48.85
DSP Utilization 80% 30% 63% 30%
LUT Utilization 61% 48% 39% 73%
FF Utilization 34% 42% 33% 68%
BRAM
Utilization 50% 50% 43% 83%
QNNs models on Xilinx ZCU102 platform. In our hardware
experiments, our n-BQ-NN with our SVPE can execute 2.9
times faster than with the VPE in inference, and the use
of SVPE array also reduces average energy consumption to
68.7% of the VPE array with 16-bit. Our future work should
explore how to decrease the accumulated quantization errors
further when our learning framework is used on different
CNNs structures.
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